



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE RECEIVED

Applicant(s): Jack H. Yuan et al.
Assignee: SanDisk Corporation
Title: Scalable Self-Aligned Dual Floating Gate Memory Cell Array and Methods of Forming the Array
Serial No.: 09/925,102 Filing Date: August 8, 2001
Examiner: Unknown Group Art Unit: 2185
Docket No.: M-11822 US Conf. No.: 3186

JUL 30 2002
Technology Center 2100

#9
D. Scott
9-602

San Francisco, California
July 22, 2002

COMMISSIONER FOR PATENTS
Washington, D. C. 20231

**INFORMATION DISCLOSURE STATEMENT
UNDER 37 CFR § 1.97(b)**

Dear Sir:

Pursuant to 37 C.F.R. § 1.56, § 1.97 and § 1.98, the documents listed on the accompanying form PTO-1449 are called to the attention of the Examiner for the above patent application. Copies of these documents are enclosed.

Citation of these documents shall not be construed as:

1. an admission that the documents are necessarily prior art with respect to the instant invention;
2. a representation that a search has been made, other than as described above; or
3. an admission that the information cited herein is, or is considered to be, material to patentability as defined in § 1.56(b).

EXPRESS MAIL LABEL NO:

EL947771704US

Respectfully submitted,

Gerald P. Parsons
Attorney for Applicants
Reg. No. 24,486

LAW OFFICES OF
SKJERVEN MORRILL LLP
3 EMBARCADERO CENTER
SUITE 2800
SAN FRANCISCO, CA 94111
(415) 217-6000
FAX (415) 434-0646